Login

Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.

ARM Community: instruction cycle timing for SMLAD - ARM Community

Jump to content

» 

Quick Links

  Mobile
  Processors
  Social Media
  ARM Powered Products
» 

Community

expand Embedded
expand Multimedia
expand SoC Design
expand Software Enablement
expand Smart Connected Devices
expand Blogs
expand Forums
expand Social Media
expand Find an ARM Partner
Page 1 of 1
  • You cannot start a new topic
  • You cannot reply to this topic

instruction cycle timing for SMLAD Rate Topic: -----

#1 User is offline   chandrakala 

  • Member
  • Pip
  • Group: Members
  • Posts: 14
  • Joined: 04-November 11

Posted 05 December 2012 - 07:33 AM

Hi,

Iam using ARM11 simulator and trying to use SIMD instructions. Documents say that SMLAD instruction has to take 1 cycle and result latency is 3 cycles. So i have written code such that untill 3 cycles output of SMLAD is not used. But iam getting 2 cycles per SMLAD instruction. Following is the code

SMLAD r0, r1, r2, r3
SMLAD r4, r5, r6, r7
SMLAD r8, r9, r10, r11
SMLAD r12, lr, r1, r6

Is there any option to set, so that SMLAD instruction takes only 1 cycle to execute


0

Share this topic:


Page 1 of 1
  • You cannot start a new topic
  • You cannot reply to this topic