Login

Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.

ARM Community: AXI4 Write Transactions - ARM Community

Jump to content

Page 1 of 1
  • You cannot start a new topic
  • You cannot reply to this topic

AXI4 Write Transactions Rate Topic: ****- 1 Votes

#1 User is offline   TEJ 

  • Member
  • Pip
  • Group: Members
  • Posts: 4
  • Joined: 18-April 12

Posted 23 April 2012 - 07:14 AM

I have few more queries on AXI4 write transactions. For your information, I am not using AXI transaction IDs (AWID, ARID, RID, BID) in my design. According to my understanding of AXI4 specification, I have following queries:

1. It is possible to get Write Data on Write Data Channel from AXI4 Master before it's corresponding Write Address on Write Address channel. Is it correct or not?

2. As I am not using AXI transaction IDs, Is it possible that AXI4 master can send multiple Write Addresses prior to sending corresponding write data for those addresses?

3. Is it possible to get second burst of write data on write data channel from AXI4 Master even before response for first burst of write data has not been sent to AXI4 Master by AXI4 Slave?

Thanks & Regards,

Tejas
0

#2 User is offline   mharnisch 

  • Contributor
  • PipPip
  • Group: Members
  • Posts: 80
  • Joined: 11-April 08

Posted 23 April 2012 - 10:17 AM

瀏覽文章引用框(TEJ @ 23 April 2012 - 07:14 AM)

1. It is possible to get Write Data on Write Data Channel from AXI4 Master before it's corresponding Write Address on Write Address channel. Is it correct or not?

Yes.

引用

2. As I am not using AXI transaction IDs, Is it possible that AXI4 master can send multiple Write Addresses prior to sending corresponding write data for those addresses?

Yes, provided that ordering restrictions are obeyed.

引用

3. Is it possible to get second burst of write data on write data channel from AXI4 Master even before response for first burst of write data has not been sent to AXI4 Master by AXI4 Slave?

Yes. Like above, transfers from transactions w/o IDs (or the same ID) must occur in order, but they can still overlap. Since the transaction lengths are known, the slave can associate transfers to a particular transaction.

Regards
Marcus
1

#3 User is offline   TEJ 

  • Member
  • Pip
  • Group: Members
  • Posts: 4
  • Joined: 18-April 12

Posted 23 April 2012 - 12:33 PM

Thanks for your quick reply. I was expecting the same answer according to my understanding. I just need to confirm with someone who have worked on it. Thanks again.
1

Share this topic:


Page 1 of 1
  • You cannot start a new topic
  • You cannot reply to this topic