Greetings,
I am just doing some general research on the Cortex R4F, as I am using the TI version (TMS570) for one of my classes. I had a question about the block diagram of the R4F. What exactly is the difference between the modules that are enclosed in a solid line (Core, VIC Port, ETM Interface, etc.) and the modules that have a dashed line around them (FPU, Memory Protection Unit, Data Cache). I have inserted the picture below. Thank you in advance for the insight.
http://www.embeddedi...-cortex-r4f.jpg
Kind Regards,
Willis
»
Quick Links
Page 1 of 1
Cortex R4F Block Diagram
Rate Topic:
#2
Alban Rampon 
- Regular Contributor
-
- Group: Blog Owners
- Posts: 171
- Joined: 11-May 09
Posted 13 April 2012 - 03:03 PM
Hi Willis and welcome,
The difference is between what MUST be there and what is OPTIONAL.
For instance the ARM Cortex-R4F processor has the Floating Point Unit whereas the ARM Cortex-R4 processor doesn't.
However, they would both generally be referred to ARM Cortex-R4 processor.
The diagram you linked is from ARM. ARM Partners, like Texas Instruments you mention, who implement our technology decide which optional elements they want to use.
Am I being clear?
Regards, Alban
The difference is between what MUST be there and what is OPTIONAL.
For instance the ARM Cortex-R4F processor has the Floating Point Unit whereas the ARM Cortex-R4 processor doesn't.
However, they would both generally be referred to ARM Cortex-R4 processor.
The diagram you linked is from ARM. ARM Partners, like Texas Instruments you mention, who implement our technology decide which optional elements they want to use.
Am I being clear?
Regards, Alban
Alban Rampon
Partnership Marketing Specialist, ARM.
ARM Connected Community | Contact the team | Raise a new technical support case
Partnership Marketing Specialist, ARM.
ARM Connected Community | Contact the team | Raise a new technical support case
Share this topic:
Page 1 of 1
