Login

Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.

ARM Community: Protection unit support in AXI - ARM Community

Jump to content

Page 1 of 1
  • You cannot start a new topic
  • You cannot reply to this topic

Protection unit support in AXI Rate Topic: ***-- 1 Votes

#1 User is offline   sjoshi 

  • Member
  • Pip
  • Group: Members
  • Posts: 5
  • Joined: 29-February 12

Posted 29 February 2012 - 04:17 AM

Can anyone give the brief description on the Protection unit
when to use this type of protection


1. privileged
2. secure/ non secure protection.
0

#2 User is offline   JD 

  • Regular Contributor
  • PipPipPip
  • Group: Members.
  • Posts: 260
  • Joined: 17-November 06

Posted 02 March 2012 - 02:29 PM

The differences between privileged/non-privileged and secure/non-secure are just degrees of severity for protection.

Most systems might just use AxPROT[0] to allow masters operating in a privileged "supervisor" mode to access more of the system, maybe writing to the instruction code, and protecting those important areas from non-privileged modes (i.e. users).

However some systems might require more clarity that it is a security protection being implemented (AxPROT[1]), so you can define some physical masters are being trusted/secure and able to access anything in the system, and non-secure/untrusted masters see less of the system. Masters can also function in both modes under some OS control, so changing what that master can see of the system.

Perhaps trying to think of an example, you might have areas of instruction code for secure masters, and areas for non-secure masters. For each of these master groups you might want to restrict write access to the instruction code for unprivileged modes, so both AxPROT[1] and AxPROT[0] are being used.

There aren't any fixed rules on what you protect for each bit, so you have 2 bits to give you a bit of flexibility I guess.

Someone else might have stronger thoughts on what these bits must be used for, but that is probably application specific requirements, rather than just generic comments.

JD
1

Share this topic:


Page 1 of 1
  • You cannot start a new topic
  • You cannot reply to this topic