Login

Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.

ARM Community: AHB Stable Control Signals - ARM Community

Jump to content

Page 1 of 1
  • You cannot start a new topic
  • You cannot reply to this topic

AHB Stable Control Signals Rate Topic: ***** 2 Votes

#1 User is offline   Vichal 

  • Member
  • Pip
  • Group: Members
  • Posts: 4
  • Joined: 25-January 12

Posted 27 January 2012 - 09:00 AM

HI Experts,
I know that control signals should be stable through the burst, but it is not clear since when the control signals should be stable. Like in situation when a

Master(M2) is not having the grant and starts requesting the bus access HBUSREQ high (say at time T1), with HTRANS idle.
master then gets the grant at time T2 when last transfer of previous master is started.
and then at next HREADY high which indicates that last transfer of previous master is completed. M2 starts the transaction as indicated by HTRANS NONSEQ (say at time T3)


So my doubt is master should drive HSIZE and HBURST for the transfer at time T1 and keep them stable through the burst, even during the time when the HTRANS was IDLE and then NONSEQ.
OR
Master should drive HSIZE and HBURST for the transfer at time T3 and keep them stable through the burst.

Regards,
1

#2 User is offline   JD 

  • Regular Contributor
  • PipPipPip
  • Group: Members.
  • Posts: 260
  • Joined: 17-November 06

Posted 31 January 2012 - 11:41 AM

The control signals need to be stable for the duration of a burst as you say, and the start of the burst is when the master changes HTRANS to indicated NON-SEQ, so T3 in your example.

The change of bus ownership doesn't actually change anything here, HBURST needs to be driven to the value required for the burst as soon as the master (granted or not) indicates the NON-SEQ access.

JD
1

#3 User is offline   Vichal 

  • Member
  • Pip
  • Group: Members
  • Posts: 4
  • Joined: 25-January 12

Posted 31 January 2012 - 12:42 PM

Thanks JD,

So do you mean to say that HSIZE and HBURST should be stable from T3 (HTRANS NON_SEQ) to end of burst
and not necessarily from T1(HBUSREQ high) to T3.

Regards,
0

#4 User is offline   JD 

  • Regular Contributor
  • PipPipPip
  • Group: Members.
  • Posts: 260
  • Joined: 17-November 06

Posted 31 January 2012 - 02:25 PM

Yes. HBURST is meaningless during IDLE transfers, so it only needs to have a constant value when the actual burst is starting, and that is when HTRANS=NONSEQ, so T3.

Most masters would probably only assert HBUSREQ when they have a data transfer to perform, so I would expect HTRANS to change to NON-SEQ at the same time or very soon after HBUSREQ goes high (at T1). Otherwise the master is requesting the bus, but isn't ready to perform a transfer. However that isn't a protocol requirement, just what I'd expect from a reasonable master.

JD
1

#5 User is offline   Vichal 

  • Member
  • Pip
  • Group: Members
  • Posts: 4
  • Joined: 25-January 12

Posted 01 February 2012 - 05:20 AM

Thanks a lot JD for the clarification.
1

Share this topic:


Page 1 of 1
  • You cannot start a new topic
  • You cannot reply to this topic