Login

Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.

ARM Community: [ARMv7] Exception Priorities? - ARM Community

Jump to content

» 

Quick Links

  Mobile
  Processors
  Social Media
  ARM Powered Products
» 

Community

expand Embedded
expand Multimedia
expand SoC Design
expand Software Enablement
expand Smart Connected Devices
expand Blogs
expand Forums
expand Social Media
expand Find an ARM Partner
Page 1 of 1
  • You cannot start a new topic
  • You cannot reply to this topic

[ARMv7] Exception Priorities? Rate Topic: -----

#1 User is offline   narke 

  • Member
  • Pip
  • Group: Members
  • Posts: 11
  • Joined: 09-June 11

Posted 14 June 2011 - 03:28 PM

Hi,

I see registers PRIn (starting from E000E400) are registers for changing priorities of external interrupts. But, after searched over my manuals, I have not found what are registers for changing priorities for system exceptions (no.1 -- no.15). Could someone tell me?

Thanks in advance.
-
narke
0

#2 User is offline   narke 

  • Member
  • Pip
  • Group: Members
  • Posts: 11
  • Joined: 09-June 11

Posted 14 June 2011 - 03:42 PM

瀏覽文章引用框（narke ＠ 14 June 2011 - 03:28 PM）

Hi,

I see registers PRIn (starting from E000E400) are registers for changing priorities of external interrupts. But, after searched over my manuals, I have not found what are registers for changing priorities for system exceptions (no.1 -- no.15). Could someone tell me?

Thanks in advance.
-
narke


Sorry, I mean No.4 - No.15 since No.1 to No.3 have fixed priorities.



0

#3 User is offline   Joseph Yiu 

  • Regular Contributor
  • PipPipPip
  • Group: Members.
  • Posts: 217
  • Joined: 01-March 10

Posted 14 June 2011 - 04:42 PM

The Cortex-M3 generic user guide should be able to help:
http://infocenter.ar...tex_m3_dgug.pdf
(section 4.3.8 System Handler Priority Registers)

regards,
Joseph
1

#4 User is offline   narke 

  • Member
  • Pip
  • Group: Members
  • Posts: 11
  • Joined: 09-June 11

Posted 14 June 2011 - 04:52 PM

瀏覽文章引用框（narke ＠ 14 June 2011 - 03:42 PM）

Sorry, I mean No.4 - No.15 since No.1 to No.3 have fixed priorities.





Okay, I found the answer: they are SHPR[1-3] registers.



1

Share this topic:


Page 1 of 1
  • You cannot start a new topic
  • You cannot reply to this topic