Login

Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.

ARM Community: questions:ARM7 ISR & keil heap - ARM Community

Jump to content

» 

Quick Links

  Mobile
  Processors
  Social Media
  ARM Powered Products
» 

Community

expand Embedded
expand Multimedia
expand SoC Design
expand Software Enablement
expand Smart Connected Devices
expand Blogs
expand Forums
expand Social Media
expand Find an ARM Partner
Page 1 of 1
  • You cannot start a new topic
  • You cannot reply to this topic

questions:ARM7 ISR & keil heap Rate Topic: -----

#1 User is offline   yiyigo 

  • Member
  • Pip
  • Group: Members
  • Posts: 1
  • Joined: 15-March 11

Posted 15 March 2011 - 05:04 PM

I have 2 questions, my chip is a ARM7 chip:
1. if the timer1 and timer2 interrupt occur in the same time, then the irq interrupt program will run, will the register IRQSTA provide the IRQ source status timer1 and timer2? if yes, how many times isr will run? 1 or 2?
2.I can't use malloc in keil(v3), because I don't know how to config the heap in keil. note: it is heap, not stack.
0

Share this topic:


Page 1 of 1
  • You cannot start a new topic
  • You cannot reply to this topic