Login

Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

ARM websites use two types of cookie: (1) those that enable the site to function and perform as required; and (2) analytical cookies which anonymously track visitors only while using the site. If you are not happy with this use of these cookies please review our Privacy Policy to learn how they can be disabled. By disabling cookies some features of the site will not work.

ARM Community: ARM Coresight Integration Verification - ARM Community

Jump to content

» 

Quick Links

  Mobile
  Processors
  Social Media
  ARM Powered Products
» 

Community

expand Embedded
expand Multimedia
expand SoC Design
expand Software Enablement
expand Smart Connected Devices
expand Blogs
expand Forums
expand Social Media
expand Find an ARM Partner
Page 1 of 1
  • You cannot start a new topic
  • You cannot reply to this topic

ARM Coresight Integration Verification Rate Topic: -----

Poll: ARM for a Embedded graphic design (2 member(s) have cast votes)

ARM for a Embedded graphic design

  1. Good (2 votes [100.00%] - View)

    Percentage of vote: 100.00%

  2. Risky (0 votes [0.00%])

    Percentage of vote: 0.00%

  3. Not worse but can be better (0 votes [0.00%])

    Percentage of vote: 0.00%

  4. You are Doomed (0 votes [0.00%])

    Percentage of vote: 0.00%

  5. "Rogue" better than "Mali" (0 votes [0.00%])

    Percentage of vote: 0.00%

Vote Guests cannot vote

#1 User is offline   RajatAsic 

  • Member
  • Pip
  • Group: Members
  • Posts: 1
  • Joined: 23-February 11

Posted 23 February 2011 - 06:55 AM

Hi,

We have integrated Coresight in our Cortex A9 based SOC.

Using Coright DK-A9 Integration Design Kit we are bringing up the testbench for integration testing.

In parallel I want to test the integration through JTAG DP (we use APB MEM-AP) in simulation using my existing Design Verification Environment.

Has anyone tried this and can share the Jtag sequences to issue for this purpose. What sequences to issue and what to expect to confirm that the Coresight has been integrated correctly.

I would be using DAP Macro Language for this purpose. Our environment has ARM DSM and not the actual RTL.

Appreciate your help.

Thanks

-Rajat

This post has been edited by RajatAsic: 23 February 2011 - 06:58 AM

0

Share this topic:


Page 1 of 1
  • You cannot start a new topic
  • You cannot reply to this topic